safer.logo    
 

 

 

Cut Costs !

Reduce Time To Market !

 
      Company Services Contact

 

 
      Company    
 

Home
R & D
Project Management
SOC Challenge
ASIC Design
FPGA Implementation
DSP & Processors

 

 
Founded in 2013, SAFER-P provides Help & Expertise to Companies & Labs
in R&D Activities, Project Management, System-on-Chip, ASIC Design, FPGA Implementation, and DSP & Processors.
Prior to founding SAFER-P :

Dr. Theo joined ACN, Advanced Communications Networks AG (Switzerland),
and held position of Deputy ASIC Design Group Leader.

Dr. Theo was with ASCOM PowerLine Communications AG (Switzerland),
as Member of R&D/ASIC Group, who designed ASIC_1CH (DSP + Baseband Processor),
a Promising Alternative for High-Speed Internet Access and Data Networking .

Dr. Theo worked for Integrated Systems Lab (EE Dept., EPFL, Switzerland),
where he project-managed in FEC & Cryptography Implementations.

Dr. Theo involved in VLSI Design & Hardware/Software Systems,
with Microprocessor Systems Lab (CS Dept., EPFL, Switzerland) .

Dr Theo holds an MS degree and a PhD degree, in Electrical Engineering, Microelectronic,
from EPFL, Ecole Polytechnique Fédérale de Lausanne
(Swiss Federal Institute of Technology, Lausanne, Switzerland)
.
theo.jpg
Dr. Theo Randriamalazarivo
Founder & Manager
ASIC Design Leader
PhD, EE, EPFL

SAFER-P, Switzerland
Web : www.safer-p.com
E-mail : theo.rivo@safer-p.com
 

 

 

 

 
     

Copyright © 2013 SAFER-P